

FIG. 1




FIG. 2A




FIG. 2B




FIG. 3A




FIG. 3B






FIG. 4A**FIG. 4B**

IN ACCESSING GENERAL MAT 0:
 SWD BLOCK 1: ACTIVATED
 SA BLOCKS 0,1: ACTIVATED

**FIG. 4C**

IN ACCESSING END MAT:
 SWD BLOCKS 0,3: CONCURRENTLY ACTIVATED
 SA BLOCKS 0,2: ACTIVATED






FIG. 5A

GENERAL MAT MWD CIRCUIT EXAMPLE


**FIG. 5B**

END MAT MWD CIRCUIT EXAMPLE





IN ACCESSING GENERAL MATS 0,2:



The diagram illustrates a 16-bit parallel adder architecture. It features 16 horizontal data paths. The top four paths are labeled 'BLB' and 'DUMMY'. The bottom four paths are labeled 'BLT' and 'DUMMY'. The central eight paths are labeled 'BLB' and 'BLT' in pairs. The architecture shows a sequence of operations: 'BLB' and 'BLT' are connected to 'SA' (Shift Add) blocks, which are then connected to 'BLT' and 'BLB' blocks. The final output is connected to 'DUMMY' blocks.

FIG. 7







FIG. 9A

DELAYS FOR ALLOCATING BLEQ/
SHR \leftrightarrow SWL TIMING MARGIN ARE REQUIRED :

**FIG. 9B**

NO DELAYS FOR ALLOCATING BLEQ \leftrightarrow SWL TIMING
MARGIN ARE REQUIRED :





FIG. 10



(a) IN ACCESSING GENERAL MAT 1:

DATA OUTPUT FROM LIO<1> TO MIO<1>
DATA OUTPUT FROM LIO<2> TO MIO<0>

(b) IN ACCESSING END MAT:

DATA OUTPUT FROM LIO<0> TO MIO<0>
DATA OUTPUT FROM LIO<2> TO MIO<1>

FIG. 11A
GENERAL MATS ON BOTH SIDES




FIG. 11B
END MAT ON ONE SIDE





FIG. 12



(a) IN ACCESSING GENERAL MATS 0,2:

CONNECT LIO<0> AND MIO<0>, LIO<1> AND MIO<1>, LIO<3> AND MIO<2>,
AND LIO<4> AND MIO<3>, RESPECTIVELY

(b) IN ACCESSING END AND CENTER MATS:

CONNECT LIO<0> AND MIO<1>, LIO<2> AND MIO<0>, LIO<3> AND MIO<2>,
AND LIO<5> AND MIO<3>, RESPECTIVELY

FIG. 13A

SIMPLE 1 CROSS POINT SENSE AMPLIFIER ALTERNATELY ARRANGED ARRAY




FIG. 13B

PROPOSED FOLDED TYPE ARRAY







FIG. 14A**FIG. 14B****FIG. 14C**

FIG. 15




FIG. 16A




FIG. 16B






FIG. 17A*FIG. 17B*

FIG. 18




FIG. 19




FIG. 20





FIG. 22

FIG. 23




FIG. 24




FIG. 25

